Form A2-3: Compliance Verification Report for Type A Inverter Connected Power Generating Modules

This form should be used by the **Manufacturer** to demonstrate and declare compliance with the requirements of EREC G99. The form can be used in a variety of ways as detailed below:

1. To obtain Fully Type Tested status

The **Manufacturer** can use this form to obtain **Fully Type Tested** status for a **Power Generating Module** by registering this completed form with the Energy Networks Association (ENA) Type Test Verification Report Register.

2. To obtain Type Tested status for a product

This form can be used by the **Manufacturer** to obtain **Type Tested** status for a product which is used in a **Power Generating Module** by registering this form with the relevant parts completed with the Energy Networks Association (ENA) Type Test Verification Report Register.

3. One-off Installation

This form can be used by the **Manufacturer** or **Installer** to confirm that the **Power Generating Module** has been tested to satisfy all or part of the requirements of this EREC G99. This form shall be submitted to the **DNO** as part of the application.

A combination of (2) and (3) can be used as required, together with Form A2-4 where compliance of the **Interface Protection** is to be demonstrated on site.

Note:

Within this Form A2-3 the term **Power Park Module** will be used but its meaning can be interpreted within Form A2-3 to mean **Power Park Module**, **Generating Unit or Inverter** as appropriate for the context. However, note that compliance shall be demonstrated at the **Power Park Module** level.

If the **Power Generating Module** is **Fully Type Tested** and registered with the Energy Networks Association (ENA) Type Test Verification Report Register, the Installation Document (Form A3-1 or A3-2) should include the **Manufacturer's** reference number (the Product ID), and this form does not need to be submitted.

Where the **Power Generating Module** is not registered with the ENA Type Test Verification Report Register or is not **Fully Type Tested** this form (all or in parts as applicable) needs to be completed and provided to the **DNO**, to confirm that the **Power Generating Module** has been tested to satisfy all or part of the requirements of this EREC G99.

PGM techr	nology	Hybrid Inverter			
Manufactu	urer name	SunSynk Ltd.			
Address		Flat A, 3/F Wai Yip Industrial Building, 171 Wai Yip Street,Kwun Tong,Hong Kong			
Tel	+852 2884 4318	Web site http://www.sunsynk.com/			
E:mail	kgoughuk@globaltech	-china.com			
Registere	d Capacity		SUNSYNK-12K-SG04LP3		

There are four options for Testing: (1) Fully Type Tested, (2) Partially Type Tested, (3) one-off installation,

(4) tested on site at time of commissioning. The check box below indicates which tests in this Form have been

completed for each of the options. With the exception of Fully Type Tested PGMs tests marked with *

may be carried out at the time of commissioning (Form A4). Insert Document reference(s) for **Manufacturers' Information**

Tested option:	1. Fully Type Tested	2. Partially Type Tested	3. One-off Manufac turers'. Info.	4. Tested on Site at time of Commissioning
0. Fully Type Tested - all tests detailed below completed and evidence attached to this submission		N/A	N/A	N/A
1. Operating Range	N/A	~		
2. PQ – Harmonics		~		
3. PQ – Voltage Fluctuation and Flicker		~		
 PQ – DC Injection (Power Park Modules only) 		~		
5. Power Factor (PF)*		~		
 Frequency protection trip and ride through tests* 		~		
 Voltage protection trip and ride through tests* 		~		
8. Protection – Loss of Mains Test*, Vector Shift and RoCoF Stability Test*	-	~		
9. LFSM-O Test*		~		
10. Protection – Reconnection Timer*		~		
11. Fault Level Contribution		~		
12. Self-monitoring Solid State Switch		N/A		
13. Wiring functional tests if required by para 15.2.1 (attach relevant schedule of tests)*		N/A		
14. Logic Interface (input port)*		~		

There are four options for Testing: (1) Fully Type Tested, (2) Partially Type Tested, (3) one-off installation,

(4) tested on site at time of commissioning. The check box below indicates which tests in this Form have been

completed for each of the options. With the exception of Fully Type Tested PGMs tests marked with *

may be carried out at the time of commissioning (Form A4). Insert Document reference(s) for **Manufacturers' Information**

Tested option:	1.	Fully	2.	Partially	3.	One-off	4.	Tested on
		Туре		Туре		Manufac		Site at
		Tested		Tested		turers'.		time of
						Info.		Commissioning

* may be carried out at the time of commissioning (Form A.2-4).

Manufacturer compliance declaration. - I certify that all products supplied by the company with the above **Type Tested Manufacturer**'s reference number will be manufactured and tested to ensure that they perform as stated in this document, prior to shipment to site and that no site **Modifications** are required to ensure that the product meets all the requirements of EREC G99.

Signed		On behalf of	
Note that t	esting can be done by the Manufa	cturer of an individu	al component or by an external test house.
Where par	•	persons or organisat	ions other than the Manufacturer then that

person or organisation shall keep copies of all test records and results supplied to them to verify that the testing has been carried out by people with sufficient technical competency to carry out the tests.

A2-3 Compliance Verification Report –Tests for Type A Inverter Connected Power Generating Modules – test record

1. Operating Range: Five tests should be carried with the **Power Generating Module** operating at **Registered Capacity** and connected to a suitable test supply or grid simulation set. The power supplied by the primary source shall be kept stable within ± 5 % of the apparent power value set for the entire duration of each test sequence.


Frequency, voltage and **Active Power** measurements at the output terminals of the **Power Generating Module** shall be recorded every second. The tests will verify that the **Power Generating Module** can operate within the required ranges for the specified period of time.

The Interface Protection shall be disabled during the tests.

In case of a PV Power Park Module the PV primary source may be replaced by a DC source.

In case of a full converter **Power Park Module** (eg wind) the primary source and the prime mover Inverter/rectifier may be replaced by a DC source.

Test 1 Voltage = 85% of nominal (195.5 V), Frequency = 47 Hz, Power Factor = 1, Period of test 20 s	
Test 2 Voltage = 85% of nominal (195.5 V), Frequency = 47.5 Hz, Power Factor = 1, Period of test 90 minutes	
Test 3 Voltage = 110% of nominal (253 V)., Frequency = 51.5 Hz, Power Factor = 1, Period of test 90 minutes	
Test 4 Voltage = 110% of nominal (253 V), Frequency = 52.0 Hz, Power Factor = 1, Period of test 15 minutes	
Test 5 RoCoF withstand Confirm that the Power Generating Module is capable of staying connected to the Distribution Network and operate at rates of change of frequency up to 1 Hzs ⁻¹ as measured over a period of 500 ms. Note that this is not expected to be demonstrated on site.	
TES	ST1





2. Power Quality – Harmonics:

For **Power Generating Modules** of **Registered Capacity** of less than 75 A per phase (ie 50 kW) the test requirements are specified in Annex A.7.1.5. These tests should be carried out as specified in BS EN 61000-3-12 The results need to comply with the limits of Table 2 of BS EN 61000-3-12 for single phase equipment and Table 3 of BS EN 610000-3-12 for three phase equipment.

Power Generating Modules with emissions close to the limits laid down in BS EN 61000-3-12 may require the installation of a transformer between 2 and 4 times the rating of the **Power Generating Module** in order to accept the connection to a **Distribution Network**.

For **Power Generating Modules** of **Registered Capacity** of greater than 75 A per phase (ie 50 kW) the installation shall be designed in accordance with EREC G5.

Power Generating Module tested to BS EN 61000-3-12

Power Gene per phase (r	e rating Module rating pp)	12	kVA	Harmonic % = Measured Value (A) x 23/rating per phase (kVA)
Harmonic	At 45-55% of Registered Capacity	100% of Registered Ca	pacity	Limit in BS EN 61000-3-12

	Measured Value MV in Amps	%	Measured Value MV in Amps	%	1 phase	3 phase
2	0.0433	0.2498	0.0346	0.1073	8%	8%
3	0.3804	2.1906	0.3012	0.9342	21.6%	Not stated
4	0.0530	0.3054	0.0566	0.1757	4%	4%
5	0.3014	1.7356	0.3518	1.0911	10.7%	10.7%
6	0.0550	0.3169	0.0604	0.1874	2.67%	2.67%
7	0.2384	1.3729	0.3320	1.0295	7.2%	7.2%
8	0.0572	0.3299	0.0516	0.1600	2%	2%
9	0.1883	1.0842	0.2653	0.8228	3.8%	Not stated
10	0.0313	0.1805	0.0344	0.1066	1.6%	1.6%
11	0.1417	0.8163	0.1818	0.5640	3.1%	3.1%
12	0.0095	0.0549	0.0025	0.0078	1.33%	1.33%
13	0.1178	0.6787	0.1694	0.5254	2%	2%
THD ¹		3.91		2.25	23%	13%
PWHD ²		0.738		0.39	23%	22%

3. Power Quality – Voltage fluctuations and Flicker:

For **Power Generating Modules** of **Registered Capacity** of less than 75 A per phase (ie 50 kW) these tests should be undertaken in accordance with Annex A.7.1.4.3. Results should be normalised to a standard source impedance, or if this results in figures above the limits set in BS EN 61000-3-11 to a suitable Maximum Impedance.

¹ THD = Total Harmonic Distortion

² PWHD = Partial Weighted Harmonic Distortion

For Power G installation sh							reater than	75 A per ph	ase (ie 5	0 kW) the	
	Starting	Starting			Stopping	Stopping			Running		
	d max	dc	d(t)		d max	dc	d(t)	P st	P It	2 hours	
Measured Values at test impedance	0.08	0.42	0.0		0.1	0.61	0	0.29	0.1	6	
Normalised to standard impedance	0.08	0.05	0		0.11	0.09	0	0.09	0.0	9	
Normalised to required maximum impedance	0.08	0.05	0		0.16	0.11	0	0.12	0.1		
Limits set under BS EN 61000-3- 11	4%	3.3%	3.3%	, D	4%	3.3%	3.3%	1.0	0.6	5	
					-		-				
Test Impedance	R	0.24		Ω		XI	0.15 ^			Ω	
Standard Impedance	R	0.24* 0.4 ^		Ω		XI	0.15 * 0.25 ^			Ω	
Maximum Impedance	R	0.25		Ω		XI	0.16			Ω	

* Applies to three phase and split single phase **Power Generating Modules**.

^ Applies to single phase **Power Generating Module** and **Power Generating Module**s using two phases on a three phase system

For voltage change and flicker measurements the following formula is to be used to convert the measured values to the normalised values where the **Power Factor** of the generation output is 0.98 or above.

Normalised value = Measured value x reference source resistance/measured source resistance at test point

Single phase units reference source resistance is 0.4 Ω

Two phase units in a three phase system reference source resistance is 0.4 Ω

Two phase units in a split phase system reference source resistance is 0.24 Ω

Three phase units reference source resistance is 0.24 $\boldsymbol{\Omega}$

Where the **Power Factor** of the output is under 0.98 then the XI to R ratio of the test impedance should be close to that of the Standard Impedance.

The stopping test should be a trip from full load operation.

The duration of these tests need to comply with the particular requirements set out in the testing notes for the technology under test. Dates and location of the test need to be noted below

Test start	date	202	21.5.27	Test e	nd date		2021.5.27			
Test locat	ion	No	No.26 South YongJiang Road, Daqi, Beilun, NingBo, China.							
be carried	l out at three d	efined pov	/er levels ±5%. A	At 230 V a 50		nverte	ing Unit. Tests are to r has a current outpu inex A.7.1.4.4.			
Test powe	er level	10%	6		55%	10	0%			
Recorded	value in Amps	s 12.:	2mA		22.5mA	23	.8mA			
as % of ra	ated AC curren	t 0.02	23%		0.043%	0.0)46%			
Limit		0.2	5%		0.25%	0.2	25%			
carried ou	ut at three volta	ige levels	and at Register	ed Capacity		intaine	dule . Tests are to be ed within ±1.5% of the A.7.1.4.2.			
Voltage		0.94	4 pu (216.2 V)		1 pu (230 V)	1.1	.1 pu (253 V)			
Measured	l value		0.999		0.999 0.9		0.999			
Power Fa	ictor Limit	>0.	95		>0.95 >0		.95			
6. Protect	tion – Frequei	ncy tests:	These tests sho	ould be carrie	d out in accordance	e with	the Annex A.7.1.2.3.			
Function	Setting		Trip test		"No trip tests"					
	Frequency	Time de	lay Frequenc	y Time delay	Frequency /tim	ne	Confirm no trip			
U/F stage 1	47.5 Hz	20 s	47.49 Hz	20.3s	47.7 Hz 30 s		no trip			
U/F stage 2	47 Hz	0.5 s	46.95Hz	0.6s	47.2 Hz 19.5 s		no trip			
					46.8 Hz 0.45 s		no trip			
O/F	52 Hz	0.5 s	52.01 Hz	z 0.69s	51.8 Hz 120.0 s		no trip			
					52.2 Hz 0.45 s		no trip			

Note. For frequency trip tests the frequency required to trip is the setting ± 0.1 Hz. In order to measure the time delay a larger deviation than the minimum required to operate the projection can be used. The "No trip tests" need to be carried out at the setting ± 0.2 Hz and for the relevant times as shown in the table above to ensure that the protection will not trip in error.

7. Protection – Voltage tests: These tests should be carried out in accordance with Annex A.7.1.2.2.

Ph1

Function	Setting		Trip test		"No trip tests"		
	Voltage	Time delay	Voltage	Time delay	Voltage /time	Confirm no trip	
U/V	0.8 pu (184 V)	2.5 s	183.5V	2.58S	188 V 5.0 s	no trip	
					180 V 2.45 s	no trip	
O/V stage 1	1.14 pu (262.2 V)	1.0 s	263V	1.2S	258.2 V 5.0 s	no trip	
O/V stage 2	1.19 pu (273.7 V)	0.5 s	275V	0.77S	269.7 V 0.95 s	no trip	
					277.7 V 0.45 s	no trip	

Note for Voltage tests the Voltage required to trip is the setting ± 3.45 V. The time delay can be measured at a larger deviation than the minimum required to operate the protection. The No trip tests need to be carried out at the setting ± 4 V and for the relevant times as shown in the table above to ensure that the protection will not trip in error.

8.Protection – Loss of Mains test: These tests should be carried out in accordance with BS EN 62116. Annex A.7.1.2.4.

The following sub set of tests should be recorded in the following table.

Test Power and imbalance	33%	66%	100%	33%	66%	100%
	-5% Q	-5% Q	-5% P	+5% Q	+5% Q	+5% P
	Test 22	Test 12	Test 5	Test 31	Test 21	Test 10
Trip time. Limit is 0.5s	0.159s	0.232s	0.355s	0.188s	0.298s	0.401s

Loss of Mains Protection, Vector Shift Stability test. This test should be carried out in accordance with Annex A.7.1.2.6.

	Start Freque ncy	Change	Confirm no trip							
Positive Vector Shift	49.5 H z	+50 degrees	no trip							
Negative Vector Shift	50.5 H z	- 50 degrees	no trip							
Loss of Mains I	Loss of Mains Protection, RoCoF Stability test: This test should be carried out in accordance with Annex									

Loss of Mains Protection, RoCoF Stability test: This test should be carried out in accordance with Annex A.7.1.2.6.

Ramp range	Test frequency ramp:	Test Duration	Confirm no trip
------------	----------------------	---------------	-----------------

49.0 Hz to 51.0 Hz	+0.95 Hzs ⁻¹	2.1 :			no trip	
51.0 Hz to 49.0 Hz	-0.95 Hzs ⁻¹		2.1 s			no trip
specific threshold	uency Sensitive Mod frequency of 50.4 Hz be carried out in accord	and Droop of 1	10%.		e carri	ied out using th
	sponse to rising freque undertaken in accord				Y/N	
Alternatively, sim	ulation results should b	be noted below	:			
Test sequence at Registered Capacity >80%	Measured Active Power Output	Frequency	ncy Primary Powe		ce Active Power Gradient	
Step a) 50.00Hz ±0.01Hz	12005	50.00		12350W		-
Step b) 50.45Hz ±0.05Hz	11853	50.45				-
Step c) 50.70Hz ±0.10Hz	11292	50.70				-
Step d) 51.15Hz ±0.05Hz	10281	51.15				-
Step e) 50.70Hz ±0.10Hz	11190	50.70				-
Step f) 50.45Hz ±0.05Hz	11845	50.45		-		-
Step g) 50.00Hz ±0.01Hz	12010	50.00				
Test sequence at Registered Capacity 40% - 60%	Measured Active Power Output	Freque	ency	Primary Power Source		Active Power Gradient
Step a) 50.00Hz ±0.01Hz	6003	50.00		6215W		-
Step b) 50.45Hz ±0.05Hz	5853	50.45				-
Step c) 50.70Hz ±0.10Hz	5632	50.70				-
Step d) 51.15Hz ±0.05Hz	5176	51.15				-

Step e) 50.70Hz 40.10Hz 5604 50.70 ··· Image:										
±0.05Hz 6008 50.00 Image: Constraint of the state of the second o		Hz	5604		50.70				-	
±0.01Hz Image: set should prove that the reconnection sequence starts after a minimum delay of 20 s for restoration voltage and frequency to within the stage 1 settings of Table 10.1. Time delay Measured delay Checks on no reconnection when voltage or frequency is brought to ju outside stage 1 limits of Table 10.1. 60S 65S At 1.16 pu (266.2 V) At 0.78 pu (180.0 V) At 47.4 Hz At 52.1 Hz Confirmation that the Power Generating Module does not reconnection No No reconnection No No Reconnection No No Reconnection No No Reconnection No No Reconnection No No Reconnection No No Reconnection No No Reconnection No No Reconnection No No Reconnection No No Reconnection No No Reconnection No So So <td></td> <td>Hz</td> <td>5833</td> <td></td> <td>50.45</td> <td></td> <td></td> <td></td> <td></td>		Hz	5833		50.45					
Test should prove that the reconnection sequence starts after a minimum delay of 20 s for restoration voltage and frequency to within the stage 1 settings of Table 10.1. Time delay setting Measured delay outside stage 1 limits of Table 10.1. At 47.4 Hz At 52.1 Hz 60S 65S At 1.16 pu (266.2 V) (180.0 V) At 47.4 Hz At 52.1 Hz Confirmation that the Power Generating Module does not reconnection No No reconnection Reconnection <td< td=""><td colspan="2">1 3/</td><td colspan="2">50.00</td><td></td><td></td><td></td><td></td></td<>	1 3/		50.00							
voltage and frequency to within the stage 1 settings of Table 10.1. Time delay setting Measured delay Checks on no reconnection when voltage or frequency is brought to ju outside stage 1 limits of Table 10.1. 60S 65S At 1.16 pu (266.2 V) At 0.78 pu (180.0 V) At 47.4 Hz At 52.1 Hz Confirmation that the Power Generating Module does not reconnection No reconnection No No No No No 11. Fault level contribution: These tests shall be carried out in accordance with EREC G99 Anne A.7.1.5. No No No No No 20ms 217V 360mA NA NA Secondaria	10. Protection	1 – I	Re-connection t	imer.						
setting outside stage 1 limits of Table 10.1. At 47.4 Hz At 52.1 Hz 60S 65S At 1.16 pu (266.2 V) At 0.78 pu (180.0 V) At 47.4 Hz At 52.1 Hz Confirmation that the Power Generating Module does not reconnection connect. No reconnection No No reconnection No No reconnection No No reconnection No No reconnection No No reconnection No No reconnection No No Reconnection No No Reconnection No Reconnection No So <							imun	n delay of 20 s f	or restoration of	
Confirmation that the Power Generating Module does not re- connect. No reconnection No reconnection No reconnection No reconnection No reconnection 11. Fault level contribution: A.7.1.5. These tests shall be carried out in accordance with EREC G99 Anne A.7.1.5. For Inverter output For Inverter output Amps 20ms 217V 360mA 100ms NA NA 500ms NA NA 7 Time to trip 0.672 In seconds 12. Self-Monitoring solid state switching: No specified test requirements. Refer to Annex A.7.1.7. Yes 13. Wiring functional tests: If required by para 15.2.1. Yes Confirm that the relevant test schedule is attached (tests to be undertaken at time of commissioning) Yes								s brought to just		
Generating Module does not reconnection reconnection reconnection reconnection 11. Fault level contribution: These tests shall be carried out in accordance with EREC G99 Anne A.7.1.5. For Inverter output Secondance with EREC G99 Anne A.7.1.5. For Inverter output Time after fault Volts Amps Secondance with EREC G99 Anne A.7.1.5. 20ms 217V 360mA Secondance with EREC G99 Anne A.7.1.5. 20ms 217V 360mA Secondance With EREC G99 Anne A.7.1.5. 20ms 217V 360mA Secondance With EREC G99 Anne A.7.1.5. 20ms 217V 360mA Secondance With EREC G99 Anne A.7.1.5. 20ms 217V 360mA NA Secondance With EREC G99 Anne A.7.1.5. 250ms NA NA NA Secondance With EREC G99 Anne A.7.1.5. 100ms NA NA NA Secondance With Grading G	60S		65S	At 1	.16 pu (266.2 V)			At 47.4 Hz	At 52.1 Hz	
A.7.1.5. For Inverter output Time after fault Volts Amps 20ms 217V 360mA 100ms NA NA 250ms NA NA 500ms NA NA 500ms NA NA 500ms NA NA Time to trip 0.672 In seconds 12. Self-Monitoring solid state switching: No specified test requirements. Refer to Annex A.7.1.7. It has been verified that in the event of the solid state switching device failing to disconnect the Power Park Module, the voltage on the output side of the switching device is reduced to a value below 50 volts within 0.5 s. Yes 13. Wiring functional tests: If required by para 15.2.1. Confirm that the relevant test schedule is attached (tests to be undertaken at time of commissioning) Yes 14. Logic interface (input port). Yes Yes	Generating Module does not re-		No r	econnection			-	No reconnection		
Time after fault Volts Amps 20ms 217V 360mA 100ms NA NA 100ms NA NA 250ms NA NA 500ms NA NA 500ms NA NA Time to trip 0.672 In seconds 12. Self-Monitoring solid state switching: No specified test requirements. Refer to Annex A.7.1.7. It has been verified that in the event of the solid state switching device failing to disconnect the Power Park Module, the voltage on the output side of the switching device is reduced to a value below 50 volts within 0.5 s. Yes 13. Wiring functional tests: If required by para 15.2.1. Yes Confirm that the relevant test schedule is attached (tests to be undertaken at time of commissioning) Yes		evel	contribution: 7	These	tests shall be o	carried out in	acc	ordance with ER	EC G99 Annex	
20ms 217V 360mA 100ms NA NA 250ms NA NA 500ms NA NA 500ms NA NA 500ms NA NA Time to trip 0.672 In seconds 12. Self-Monitoring solid state switching: No specified test requirements. Refer to Annex A.7.1.7. It has been verified that in the event of the solid state switching device failing to disconnect the Power Park Module, the voltage on the output side of the switching device is reduced to a value below 50 volts within 0.5 s. Yes 13. Wiring functional tests: If required by para 15.2.1. Confirm that the relevant test schedule is attached (tests to be undertaken at time of commissioning) Yes 14. Logic interface (input port). Yes Yes	For Inverte	er o	utput							
100ms NA NA 250ms NA NA 250ms NA NA 500ms NA NA 500ms NA NA Time to trip 0.672 In seconds 12. Self-Monitoring solid state switching: No specified test requirements. Refer to Annex A.7.1.7. It has been verified that in the event of the solid state switching device failing to disconnect the Power Park Module, the voltage on the output side of the switching device is reduced to a value below 50 volts within 0.5 s. Yes 13. Wiring functional tests: If required by para 15.2.1. Confirm that the relevant test schedule is attached (tests to be undertaken at time of commissioning) Yes 14. Logic interface (input port). Yes	Time after fault			Volts Amps						
250ms NA NA 500ms NA NA 500ms NA NA Time to trip 0.672 In seconds 12. Self-Monitoring solid state switching: No specified test requirements. Refer to Annex A.7.1.7. It has been verified that in the event of the solid state switching device failing to disconnect the Power Park Module, the voltage on the output side of the switching device is reduced to a value below 50 volts within 0.5 s. Yes 13. Wiring functional tests: If required by para 15.2.1. Confirm that the relevant test schedule is attached (tests to be undertaken at time of commissioning) Yes 14. Logic interface (input port). Yes	20ms			2	217V	360mA				
500ms NA NA Time to trip 0.672 In seconds 12. Self-Monitoring solid state switching: No specified test requirements. Refer to Annex A.7.1.7. It has been verified that in the event of the solid state switching device failing to disconnect the Power Park Module, the voltage on the output side of the switching device is reduced to a value below 50 volts within 0.5 s. Yes 13. Wiring functional tests: If required by para 15.2.1. Confirm that the relevant test schedule is attached (tests to be undertaken at time of commissioning) Yes 14. Logic interface (input port). Yes	100ms			١	NA NA					
Time to trip 0.672 In seconds 12. Self-Monitoring solid state switching: No specified test requirements. Refer to Annex A.7.1.7. It has been verified that in the event of the solid state switching device failing to disconnect the Power Park Module, the voltage on the output side of the switching device is reduced to a value below 50 volts within 0.5 s. Yes 13. Wiring functional tests: If required by para 15.2.1. Confirm that the relevant test schedule is attached (tests to be undertaken at time of commissioning) Yes 14. Logic interface (input port). Yes	250ms			١	NA	NA				
12. Self-Monitoring solid state switching: No specified test requirements. Refer to Annex A.7.1.7. It has been verified that in the event of the solid state switching device failing to disconnect the Power Park Module, the voltage on the output side of the switching device is reduced to a value below 50 volts within 0.5 s. Yes 13. Wiring functional tests: If required by para 15.2.1. Confirm that the relevant test schedule is attached (tests to be undertaken at time of commissioning) Yes 14. Logic interface (input port). Yes	500ms			٢	A	NA				
It has been verified that in the event of the solid state switching device failing to disconnect the Power Park Module, the voltage on the output side of the switching device is reduced to a value below 50 volts within 0.5 s. Yes 13. Wiring functional tests: If required by para 15.2.1. Confirm that the relevant test schedule is attached (tests to be undertaken at time of commissioning) Yes 14. Logic interface (input port). Yes	Time to trip			C).672	In seconds				
the Power Park Module, the voltage on the output side of the switching device is reduced to a value below 50 volts within 0.5 s. 13. Wiring functional tests: If required by para 15.2.1. Confirm that the relevant test schedule is attached (tests to be undertaken at time of commissioning) 14. Logic interface (input port).	12. Self-Mo	nito	ring solid state	switc	hing: No specifie	d test requirer	nent	s. Refer to Annex	A.7.1.7.	
Confirm that the relevant test schedule is attached (tests to be undertaken at time of Yes 14. Logic interface (input port). Yes	the Power F	Park	Module, the vol	tage						
commissioning) 14. Logic interface (input port). Yes	13. Wiring f	unc	tional tests: If re	equire	d by para 15.2.1.				1	
Yes	•							of Yes		
Confirm that an input port is provided and can be used to shut down the module.	14. Logic in	terf	ace (input port).						1	
	Confirm that	an	input port is prov	ided a	and can be used to	o shut down th	ne m	odule.	Yes	

Additional comments.